3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-28 02:09:24 +00:00

test suite

This commit is contained in:
Lofty 2025-09-24 20:56:27 +01:00
parent 58701cb380
commit 40dbea0235
38 changed files with 1282 additions and 161 deletions

View file

@ -0,0 +1,3 @@
read_verilog bug3670.v
read_verilog -lib -specify +/analogdevices/cells_sim.v
abc9