mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

[EXAMPLES] Ported the mojo counter example to Zynq ZED board.

Browse source 
Will be adding a tutorial on this to verilog.james.walms.co.uk in a few days.
This commit is contained in:
James Walmsley 2013-10-27 21:48:39 +01:00
parent f39c0c9928
commit 40b3551b45
4 changed files with 56 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

14
techlibs/xilinx/example_zed_counter/example.v Normal file
View file

@ -0,0 +1,14 @@
module top(clk, ctrl, led_7, led_6, led_5, led_4, led_3, led_2, led_1, led_0);
input clk, ctrl;
output led_7, led_6, led_5, led_4;
output led_3, led_2, led_1, led_0;
reg [31:0] counter;
always @(posedge clk)
counter <= counter + (ctrl ? 4 : 1);
assign {led_7, led_6, led_5, led_4, led_3, led_2, led_1, led_0} = counter >> 24;
endmodule