mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

[EXAMPLES] Ported the mojo counter example to Zynq ZED board.

Browse source 
Will be adding a tutorial on this to verilog.james.walms.co.uk in a few days.
This commit is contained in:
James Walmsley 2013-10-27 21:48:39 +01:00
parent f39c0c9928
commit 40b3551b45
4 changed files with 56 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

14
techlibs/xilinx/example_zed_counter/example.ucf Normal file
View file

@ -0,0 +1,14 @@
NET "clk" TNM_NET = clk;
TIMESPEC TS_clk = PERIOD "clk" 50 MHz HIGH 50%;
NET "clk" LOC = Y9 | IOSTANDARD=LVCMOS33; # "GCLK"
NET "ctrl" LOC = P16 | IOSTANDARD=LVCMOS18; # "BTNC"
NET "led_0" LOC = T22 | IOSTANDARD=LVCMOS33; # "LD0"
NET "led_1" LOC = T21 | IOSTANDARD=LVCMOS33; # "LD0"
NET "led_2" LOC = U22 | IOSTANDARD=LVCMOS33; # "LD0"
NET "led_3" LOC = U21 | IOSTANDARD=LVCMOS33; # "LD0"
NET "led_4" LOC = V22 | IOSTANDARD=LVCMOS33; # "LD0"
NET "led_5" LOC = W22 | IOSTANDARD=LVCMOS33; # "LD0"
NET "led_6" LOC = U19 | IOSTANDARD=LVCMOS33; # "LD0"
NET "led_7" LOC = U14 | IOSTANDARD=LVCMOS33; # "LD0"