mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-14 01:46:16 +00:00
Code Activity

Signed extension

Browse source
This commit is contained in:
Eddie Hung 2019-07-16 15:54:07 -07:00
parent 6390c535ba
commit 3f677fb0db
2 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/pmgen/xilinx_dsp.cc
View file

@ -50,7 +50,7 @@ void pack_xilinx_dsp(xilinx_dsp_pm &pm)
if (st.ffA) {
SigSpec D = st.ffA->getPort("\\D");
cell->setPort("\\A", D.extend_u0(30));
cell->setPort("\\A", D.extend_u0(30, true));
cell->setParam("\\AREG", State::S1);
if (st.ffA->type == "$dff")
cell->setPort("\\CEA2", State::S1);
@ -60,7 +60,7 @@ void pack_xilinx_dsp(xilinx_dsp_pm &pm)
}
if (st.ffB) {
SigSpec D = st.ffB->getPort("\\D");
cell->setPort("\\B", D.extend_u0(18));
cell->setPort("\\B", D.extend_u0(18, true));
cell->setParam("\\BREG", State::S1);
if (st.ffB->type == "$dff")
cell->setPort("\\CEB2", State::S1);