3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-08 00:05:48 +00:00

Added stubnets example to manual prog chapter

This commit is contained in:
Clifford Wolf 2013-08-07 02:19:35 +02:00
parent 653750faac
commit 3f5d7df603
3 changed files with 15 additions and 7 deletions

View file

@ -67,7 +67,8 @@ static void find_stub_nets(RTLIL::Design *design, RTLIL::Module *module, bool re
// for each bit (unless it is a constant):
// check if it is used at least two times and add to stub_bits otherwise
for (size_t i = 0; i < sig.chunks.size(); i++)
if (sig.chunks[i].wire != NULL && (bit_usage_count[sig.chunks[i]] + usage_offset) < 2)
if (sig.chunks[i].wire != NULL && (bit_usage_count[sig.chunks[i]] +
usage_offset) < 2)
stub_bits.insert(i);
// continue if no stub bits found