mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

ice40: match memory inference attribute values case insensitive.

Browse source 
LSE/Synplify use case insensitive matching.
This commit is contained in:
whitequark 2020-01-01 07:20:06 +00:00
parent 60f047f136
commit 3f4460a186
2 changed files with 7 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/arch/ice40/memories.ys
View file

@ -34,6 +34,12 @@ setattr -set syn_ramstyle "block_ram" m:memory
synth_ice40 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 1 t:SB_RAM40_4K
design -reset; read_verilog ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_ram_sdp
setattr -set syn_ramstyle "Block_RAM" m:memory
synth_ice40 -top sync_ram_sdp; cd sync_ram_sdp
select -assert-count 1 t:SB_RAM40_4K # any case works
design -reset; read_verilog ../common/blockram.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_ram_sdp
setattr -set ram_block 1 m:memory