mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-21 02:30:25 +00:00
Code Activity

Remove redundant construction of assign_map.

Browse source 
We call 'assign_map.set()' below which wipes the `SigMap` and reconstructs it.

This operation is expensive because it scans the whole module. I think it's
better to make heavyweight operations more visible so I'm removing
the less obvious operation.
This commit is contained in:
Robert O'Callahan 2025-08-17 23:34:11 +00:00
parent 4a324e1da8
commit 3f2c4f6f83
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/opt/opt_merge.cc
View file

@ -227,7 +227,7 @@ struct OptMergeWorker
} }
OptMergeWorker(RTLIL::Design *design, RTLIL::Module *module, bool mode_nomux, bool mode_share_all, bool mode_keepdc) : OptMergeWorker(RTLIL::Design *design, RTLIL::Module *module, bool mode_nomux, bool mode_share_all, bool mode_keepdc) :
design(design), module(module), assign_map(module), mode_share_all(mode_share_all) design(design), module(module), mode_share_all(mode_share_all)
{ {
total_count = 0; total_count = 0;
ct.setup_internals(); ct.setup_internals();