mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 19:51:23 +00:00
Code Activity

add MUX support

Browse source
This commit is contained in:
Pepijn de Vos 2019-09-05 13:36:41 +02:00
parent ae93c034ad
commit 3eff2271d0
3 changed files with 17 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

13
techlibs/gowin/cells_sim.v
View file

@ -24,6 +24,19 @@ module LUT4(output F, input I0, I1, I2, I3);
assign F = I0 ? s1[1] : s1[0];
endmodule
module MUX2 (I0, I1, S0, O);
input I0, I1, S0;
output O;
assign O = S0 ? I1 : I0;
endmodule
module MUX4 (I0, I1, I2, I3, S0, S1, O);
input I0, I1, I2, I3, S0, S1;
output O;
assign O = S1 ? (S0 ? I3 : I2) :
(S0 ? I1 : I0);
endmodule
module DFF (output reg Q, input CLK, D);
parameter [0:0] INIT = 1'b0;
initial Q = INIT;