mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Typo fixup(s)

Browse source
This commit is contained in:
Krystine Sherwin 2024-03-18 11:08:13 +13:00
parent 3231c1cd93
commit 3eeefd23e3
No known key found for this signature in database
3 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/pmgen/ice40_dsp.cc
View file

@ -289,7 +289,7 @@ struct Ice40DspPass : public Pass {
log("\n");
log("Pack input registers (A, B, {C,D}; with optional hold), pipeline registers\n");
log("({F,J,K,G}, H), output registers (O -- full 32-bits or lower 16-bits only; with\n");
log("optional hold), and post-adder into into the SB_MAC16 resource.\n");
log("optional hold), and post-adder into the SB_MAC16 resource.\n");
log("\n");
log("Multiply-accumulate operations using the post-adder with feedback on the {C,D}\n");
log("input will be folded into the DSP. In this scenario only, resetting the\n");