mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 20:18:20 +00:00
Code Activity

Fixed to aggressive x-folding in opt_const

Browse source
This commit is contained in:
Clifford Wolf 2013-05-17 14:55:18 +02:00
parent 59d0c75b98
commit 3ecc314238
1 changed files with 21 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

29
passes/opt/opt_const.cc
View file

@ -28,7 +28,7 @@
#include <stdio.h> #include <stdio.h>
#include <set> #include <set>
bool did_something; static bool did_something;
void replace_cell(RTLIL::Module *module, RTLIL::Cell *cell, std::string info, std::string out_port, RTLIL::SigSpec out_val) void replace_cell(RTLIL::Module *module, RTLIL::Cell *cell, std::string info, std::string out_port, RTLIL::SigSpec out_val)
{ {
@ -44,7 +44,7 @@ void replace_cell(RTLIL::Module *module, RTLIL::Cell *cell, std::string info, st
did_something = true; did_something = true;
} }
void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module) void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool consume_x)
{ {
if (!design->selected(module)) if (!design->selected(module))
return; return;
@ -78,8 +78,13 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module)
if (input.match(" 0")) ACTION_DO_Y(0); if (input.match(" 0")) ACTION_DO_Y(0);
if (input.match("0 ")) ACTION_DO_Y(0); if (input.match("0 ")) ACTION_DO_Y(0);
if (input.match("11")) ACTION_DO_Y(1); if (input.match("11")) ACTION_DO_Y(1);
if (input.match(" *")) ACTION_DO_Y(x); if (input.match("**")) ACTION_DO_Y(x);
if (input.match("* ")) ACTION_DO_Y(x); if (input.match("1*")) ACTION_DO_Y(x);
if (input.match("*1")) ACTION_DO_Y(x);
if (consume_x) {
if (input.match(" *")) ACTION_DO_Y(0);
if (input.match("* ")) ACTION_DO_Y(0);
}
if (input.match(" 1")) ACTION_DO("\\Y", input.extract(1, 1)); if (input.match(" 1")) ACTION_DO("\\Y", input.extract(1, 1));
if (input.match("1 ")) ACTION_DO("\\Y", input.extract(0, 1)); if (input.match("1 ")) ACTION_DO("\\Y", input.extract(0, 1));
} }
@ -92,8 +97,13 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module)
if (input.match(" 1")) ACTION_DO_Y(1); if (input.match(" 1")) ACTION_DO_Y(1);
if (input.match("1 ")) ACTION_DO_Y(1); if (input.match("1 ")) ACTION_DO_Y(1);
if (input.match("00")) ACTION_DO_Y(0); if (input.match("00")) ACTION_DO_Y(0);
if (input.match(" *")) ACTION_DO_Y(x); if (input.match("**")) ACTION_DO_Y(x);
if (input.match("* ")) ACTION_DO_Y(x); if (input.match("0*")) ACTION_DO_Y(x);
if (input.match("*0")) ACTION_DO_Y(x);
if (consume_x) {
if (input.match(" *")) ACTION_DO_Y(1);
if (input.match("* ")) ACTION_DO_Y(1);
}
if (input.match(" 0")) ACTION_DO("\\Y", input.extract(1, 1)); if (input.match(" 0")) ACTION_DO("\\Y", input.extract(1, 1));
if (input.match("0 ")) ACTION_DO("\\Y", input.extract(0, 1)); if (input.match("0 ")) ACTION_DO("\\Y", input.extract(0, 1));
} }
@ -308,8 +318,11 @@ struct OptConstPass : public Pass {
for (auto &mod_it : design->modules) for (auto &mod_it : design->modules)
do { do {
did_something = false; do {
replace_const_cells(design, mod_it.second); did_something = false;
replace_const_cells(design, mod_it.second, false);
} while (did_something);
replace_const_cells(design, mod_it.second, true);
} while (did_something); } while (did_something);
log_pop(); log_pop();