mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-24 20:16:01 +00:00
Code Activity

Added simple ice40 dff tests

Browse source
This commit is contained in:
Clifford Wolf 2015-04-16 11:31:15 +02:00
parent 0d344a23d3
commit 3e9e6e1c22
3 changed files with 49 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

29
techlibs/ice40/tests/test_ffs.v Normal file
View file

@ -0,0 +1,29 @@
module test(D, C, E, R, Q);
parameter [0:0] CLKPOL = 0;
parameter [0:0] ENABLE_EN = 0;
parameter [0:0] RESET_EN = 0;
parameter [0:0] RESET_VAL = 0;
(* gentb_clock *)
input D, C, E, R;
output Q;
wire gated_reset = R & RESET_EN;
wire gated_enable = E | ~ENABLE_EN;
reg posedge_q, negedge_q;
always @(posedge C, posedge gated_reset)
if (gated_reset)
posedge_q <= RESET_VAL;
else if (gated_enable)
posedge_q <= D;
always @(negedge C, posedge gated_reset)
if (gated_reset)
negedge_q <= RESET_VAL;
else if (gated_enable)
negedge_q <= D;
assign Q = CLKPOL ? posedge_q : negedge_q;
endmodule