3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-24 16:12:33 +00:00

Switch back to main Verific without VHDL support

This commit is contained in:
Akash Levy 2026-02-18 21:57:14 -08:00
parent 9a30512cff
commit 3e9a5c68b1
5 changed files with 4 additions and 7 deletions

View file

@ -17,7 +17,7 @@ ENABLE_GHDL := 0
ENABLE_SLANG := 0
ENABLE_VERIFIC := 1
ENABLE_VERIFIC_SYSTEMVERILOG := 1
ENABLE_VERIFIC_VHDL := 1
ENABLE_VERIFIC_VHDL := 0
ENABLE_VERIFIC_HIER_TREE := 1
ENABLE_VERIFIC_SILIMATE_EXTENSIONS := 1
ENABLE_VERIFIC_YOSYSHQ_EXTENSIONS := 0