mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-03 01:40:23 +00:00
Code Activity

Progress in presentation

Browse source
This commit is contained in:
Clifford Wolf 2014-06-26 22:05:39 +02:00
parent 076182c34e
commit 3e96ce8680
7 changed files with 105 additions and 79 deletions
Download patch file Download diff file Expand all files Collapse all files

11
manual/PRESENTATION_Intro/counter.ys
View file

@ -2,17 +2,18 @@
read_verilog counter.v
hierarchy -check -top counter
show -stretch -format pdf -prefix counter_00
show -notitle -stretch -format pdf -prefix counter_00
# the high-level stuff
proc; opt; memory; opt; fsm; opt
show -stretch -format pdf -prefix counter_01
show -notitle -stretch -format pdf -prefix counter_01
# mapping to internal cell library
techmap; splitnets -ports; opt
techmap; opt
show -stretch -format pdf -prefix counter_02
splitnets -ports;;
show -notitle -stretch -format pdf -prefix counter_02
# mapping flip-flops to mycells.lib
dfflibmap -liberty mycells.lib
@ -23,4 +24,4 @@ abc -liberty mycells.lib
# cleanup
clean
show -stretch -lib mycells.v -format pdf -prefix counter_03
show -notitle -stretch -lib mycells.v -format pdf -prefix counter_03