mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-30 15:00:26 +00:00
Code Activity

Progress in presentation

Browse source
This commit is contained in:
Clifford Wolf 2014-06-26 22:05:39 +02:00
parent 076182c34e
commit 3e96ce8680
7 changed files with 105 additions and 79 deletions
Download patch file Download diff file Expand all files Collapse all files

8
manual/PRESENTATION_ExOth.tex
View file

@ -28,7 +28,7 @@ from other tools).
\begin{itemize}
\item
The selection mechanism (see slides ``Using Selections''), especially pattern such
The selection mechanism (see slides ``Using Selections''), especially patterns such
as {\tt \%ci} and {\tt \%co}, can be used to figure out how parts of the design
are connected.
@ -53,9 +53,9 @@ read_verilog scrambler.v
hierarchy; proc;;
cd scrambler
submod -name xorshift32 xs %c %ci %D \
%c %ci:+[D] %D %ci*:-$dff \
xs %co %ci %d
submod -name xorshift32 \
xs %c %ci %D %c %ci:+[D] %D \
%ci*:-$dff xs %co %ci %d
\end{lstlisting}
\end{columns}