3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-19 22:00:33 +00:00

tests: avoid interleaving lines in test output

This commit is contained in:
Emil J. Tywoniak 2025-09-19 18:09:47 +02:00
parent 8371adf6b5
commit 3dd3079095
13 changed files with 14 additions and 19 deletions

View file

@ -10,12 +10,12 @@ for arch in ../../techlibs/*; do
arch_name=$(basename -- $arch)
if [ "${defines[$arch_name]}" ]; then
for def in ${defines[$arch_name]}; do
echo -n "Test $path -D$def ->"
echo "Test $path -D$def ->"
iverilog -t null -I$arch -D$def -DNO_ICE40_DEFAULT_ASSIGNMENTS $path
echo " ok"
done
else
echo -n "Test $path ->"
echo "Test $path ->"
iverilog -t null -I$arch -g2005-sv $path
echo " ok"
fi
@ -23,7 +23,7 @@ for arch in ../../techlibs/*; do
done
for path in "../../techlibs/common/simcells.v" "../../techlibs/common/simlib.v"; do
echo -n "Test $path ->"
echo "Test $path ->"
iverilog -t null $path
echo " ok"
done