mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-31 00:13:18 +00:00
inline all tests. Add switch to remove init values as PolarFire DFFs do not support init
This commit is contained in:
parent
0afb5e28fb
commit
3db69b7a10
15 changed files with 152 additions and 288 deletions
|
@ -14,14 +14,20 @@
|
|||
# ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
||||
# OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
||||
|
||||
read_verilog widemux.v
|
||||
|
||||
read_verilog <<EOT
|
||||
module widemux(
|
||||
input [3:0] data,
|
||||
input S0,
|
||||
input S1,
|
||||
output Y
|
||||
);
|
||||
assign Y = S1 ? (S0 ? data[3] : data[1]) : (S0 ? data[2] : data[0]);
|
||||
endmodule
|
||||
EOT
|
||||
synth_microchip -top widemux -family polarfire -noiopad
|
||||
|
||||
select -assert-count 1 t:MX4
|
||||
select -assert-none t:MX4 %% t:* %D
|
||||
|
||||
|
||||
# RTL style is different here forming a different structure
|
||||
read_verilog ../common/mux.v
|
||||
design -save read
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue