mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-02 09:20:23 +00:00
Code Activity

intel_alm: add $__ prefix to MISTRAL_FF_SYNCONLY

Browse source
This commit is contained in:
Eddie Hung 2020-05-25 15:15:20 -07:00 • committed by Marcelina Kościelnicka
parent 83cde2d02b
commit 3db3e1e149
4 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/intel_alm/synth_intel_alm.cc
View file

@ -173,7 +173,7 @@ struct SynthIntelALMPass : public ScriptPass {
run(stringf("read_verilog -specify -lib -D %s +/intel_alm/common/alm_sim.v", family_opt.c_str()));
run(stringf("read_verilog -specify -lib -D %s +/intel_alm/common/dff_sim.v", family_opt.c_str()));
run(stringf("read_verilog -specify -lib -D %s +/intel_alm/common/mem_sim.v", family_opt.c_str()));
run(stringf("read_verilog -specify -lib -D %s +/intel_alm/common/abc9_model.v", family_opt.c_str()));
run(stringf("read_verilog -specify -lib -D %s -icells +/intel_alm/common/abc9_model.v", family_opt.c_str()));
// Misc and common cells
run("read_verilog -lib +/intel/common/altpll_bb.v");