mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-06 06:03:23 +00:00
Renamed hashmap.h to hashlib.h, some related improvements
This commit is contained in:
parent
3e8e483233
commit
3da46d3437
11 changed files with 123 additions and 57 deletions
|
@ -262,7 +262,7 @@ void rmunused_module_signals(RTLIL::Module *module, bool purge_mode, bool verbos
|
|||
}
|
||||
|
||||
|
||||
pool<RTLIL::Wire*, hash_obj_ops> del_wires;
|
||||
pool<RTLIL::Wire*> del_wires;
|
||||
|
||||
int del_wires_count = 0;
|
||||
for (auto wire : maybe_del_wires)
|
||||
|
|
|
@ -199,7 +199,7 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
|
|||
dict<RTLIL::SigSpec, RTLIL::SigSpec> invert_map;
|
||||
|
||||
TopoSort<RTLIL::Cell*, RTLIL::IdString::compare_ptr_by_name<RTLIL::Cell>> cells;
|
||||
dict<RTLIL::Cell*, std::set<RTLIL::SigBit>, hash_obj_ops> cell_to_inbit;
|
||||
dict<RTLIL::Cell*, std::set<RTLIL::SigBit>> cell_to_inbit;
|
||||
dict<RTLIL::SigBit, std::set<RTLIL::Cell*>> outbit_to_cell;
|
||||
|
||||
for (auto cell : module->cells())
|
||||
|
|
|
@ -41,7 +41,7 @@ struct OptShareWorker
|
|||
CellTypes ct;
|
||||
int total_count;
|
||||
#ifdef USE_CELL_HASH_CACHE
|
||||
dict<const RTLIL::Cell*, std::string, hash_obj_ops> cell_hash_cache;
|
||||
dict<const RTLIL::Cell*, std::string> cell_hash_cache;
|
||||
#endif
|
||||
|
||||
#ifdef USE_CELL_HASH_CACHE
|
||||
|
|
|
@ -731,7 +731,7 @@ struct ShareWorker
|
|||
return forbidden_controls_cache.at(cell);
|
||||
|
||||
pool<ModWalker::PortBit> pbits;
|
||||
pool<RTLIL::Cell*, hash_obj_ops> consumer_cells;
|
||||
pool<RTLIL::Cell*> consumer_cells;
|
||||
|
||||
modwalker.get_consumers(pbits, modwalker.cell_outputs[cell]);
|
||||
|
||||
|
@ -803,7 +803,7 @@ struct ShareWorker
|
|||
return activation_patterns_cache.at(cell);
|
||||
|
||||
const pool<RTLIL::SigBit> &cell_out_bits = modwalker.cell_outputs[cell];
|
||||
pool<RTLIL::Cell*, hash_obj_ops> driven_cells, driven_data_muxes;
|
||||
pool<RTLIL::Cell*> driven_cells, driven_data_muxes;
|
||||
|
||||
for (auto &bit : cell_out_bits)
|
||||
{
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue