mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 05:08:56 +00:00
Code Activity

Progress in presentation

Browse source
This commit is contained in:
Clifford Wolf 2014-02-18 19:37:39 +01:00
parent a71d09421d
commit 3d9da919d8
6 changed files with 72 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
manual/PRESENTATION_Intro.tex
View file

@ -359,7 +359,7 @@ as Qflow\footnote[frame]{\url{http://opencircuitdesign.com/qflow/}} for ASIC des
Map registers to available hardware flip-flops.
}%
\only<12>{
Map logix to available hardware gates.
Map logic to available hardware gates.
}%
\only<13>{
Clean up the design (just the last step of {\tt opt}).