mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 13:28:59 +00:00
Code Activity

Remove (* init *) entry when consumed into SRL

Browse source
This commit is contained in:
Eddie Hung 2019-08-23 13:56:01 -07:00
parent a1f78eab04
commit 3d7f4aa0c8
1 changed files with 6 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
passes/pmgen/xilinx_srl.cc
View file

@ -52,7 +52,9 @@ void run_fixed(xilinx_srl_pm &pm)
log_assert(Q.wire); log_assert(Q.wire);
auto it = Q.wire->attributes.find(ID(init)); auto it = Q.wire->attributes.find(ID(init));
if (it != Q.wire->attributes.end()) { if (it != Q.wire->attributes.end()) {
initval.append(it->second[Q.offset]); auto &i = it->second[Q.offset];
initval.append(i);
i = State::Sx;
} }
else else
initval.append(State::Sx); initval.append(State::Sx);
@ -118,7 +120,9 @@ void run_variable(xilinx_srl_pm &pm)
log_assert(Q.wire); log_assert(Q.wire);
auto it = Q.wire->attributes.find(ID(init)); auto it = Q.wire->attributes.find(ID(init));
if (it != Q.wire->attributes.end()) { if (it != Q.wire->attributes.end()) {
initval.append(it->second[Q.offset]); auto &i = it->second[Q.offset];
initval.append(i);
i = State::Sx;
} }
else else
initval.append(State::Sx); initval.append(State::Sx);