mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Fixed $lut simlib model for a wider range of tools

Browse source
This commit is contained in:
Clifford Wolf 2014-01-18 19:27:16 +01:00
parent 13359d65ba
commit 3d7a1491aa
1 changed files with 12 additions and 10 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

22
techlibs/common/simlib.v
View file

@ -715,17 +715,19 @@ generate
\$lut #( .WIDTH(WIDTH-1), .LUT(LUT ) ) lut0 ( .I(I[WIDTH-2:0]), .O(lut0_out) ); \$lut #( .WIDTH(WIDTH-1), .LUT(LUT ) ) lut0 ( .I(I[WIDTH-2:0]), .O(lut0_out) );
\$lut #( .WIDTH(WIDTH-1), .LUT(LUT >> (2**(WIDTH-1))) ) lut1 ( .I(I[WIDTH-2:0]), .O(lut1_out) ); \$lut #( .WIDTH(WIDTH-1), .LUT(LUT >> (2**(WIDTH-1))) ) lut1 ( .I(I[WIDTH-2:0]), .O(lut1_out) );
end end
endgenerate
always @* begin if (WIDTH > 0) begin:lutlogic
casez ({I[WIDTH-1], lut0_out, lut1_out}) always @* begin
3'b?11: O = 1'b1; casez ({I[WIDTH-1], lut0_out, lut1_out})
3'b?00: O = 1'b0; 3'b?11: O = 1'b1;
3'b0??: O = lut0_out; 3'b?00: O = 1'b0;
3'b1??: O = lut1_out; 3'b0??: O = lut0_out;
default: O = 1'bx; 3'b1??: O = lut1_out;
endcase default: O = 1'bx;
end endcase
end
end
endgenerate
endmodule endmodule