mirror of
https://github.com/YosysHQ/yosys
synced 2026-01-19 16:53:20 +00:00
Update backends/verilog/verilog_backend.cc
Co-authored-by: Marcelina Kościelnicka <236399+mwkmwkmwk@users.noreply.github.com>
This commit is contained in:
parent
de37070c28
commit
3d738f8657
1 changed files with 1 additions and 1 deletions
|
|
@ -400,7 +400,7 @@ void dump_parameter(std::ostream &f, std::string indent, RTLIL::IdString id_stri
|
|||
f << stringf("%sparameter %s", indent.c_str(), id(id_string).c_str());
|
||||
f << stringf(" = ");
|
||||
dump_const(f, parameter);
|
||||
f << stringf(";\n");
|
||||
f << ";\n";
|
||||
}
|
||||
|
||||
void dump_wire(std::ostream &f, std::string indent, RTLIL::Wire *wire)
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue