mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Use private namespace in mem_simple_4x1_map

Browse source
This commit is contained in:
Clifford Wolf 2014-02-21 12:14:38 +01:00
parent 81b3f52519
commit 3c5e973092
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
tests/techmap/mem_simple_4x1_map.v
View file

@ -56,7 +56,7 @@ module \$mem (RD_CLK, RD_ADDR, RD_DATA, WR_CLK, WR_EN, WR_ADDR, WR_DATA);
genvar i; genvar i;
generate generate
for (i = 0; i < WIDTH; i=i+1) begin:slice for (i = 0; i < WIDTH; i=i+1) begin:slice
mem_4x1_generator #( \$__mem_4x1_generator #(
.ABITS(ABITS), .ABITS(ABITS),
.SIZE(SIZE) .SIZE(SIZE)
) bit_slice ( ) bit_slice (
@ -71,7 +71,7 @@ module \$mem (RD_CLK, RD_ADDR, RD_DATA, WR_CLK, WR_EN, WR_ADDR, WR_DATA);
endgenerate endgenerate
endmodule endmodule
module mem_4x1_generator (CLK, RD_ADDR, RD_DATA, WR_ADDR, WR_DATA, WR_EN); module \$__mem_4x1_generator (CLK, RD_ADDR, RD_DATA, WR_ADDR, WR_DATA, WR_EN);
parameter ABITS = 4; parameter ABITS = 4;
parameter SIZE = 16; parameter SIZE = 16;
@ -85,7 +85,7 @@ module mem_4x1_generator (CLK, RD_ADDR, RD_DATA, WR_ADDR, WR_DATA, WR_EN);
if (ABITS > 4) begin if (ABITS > 4) begin
wire high_rd_data, low_rd_data; wire high_rd_data, low_rd_data;
if (SIZE > 2**(ABITS-1)) begin if (SIZE > 2**(ABITS-1)) begin
mem_4x1_generator #( \$__mem_4x1_generator #(
.ABITS(ABITS-1), .ABITS(ABITS-1),
.SIZE(SIZE - 2**(ABITS-1)) .SIZE(SIZE - 2**(ABITS-1))
) part_high ( ) part_high (
@ -99,7 +99,7 @@ module mem_4x1_generator (CLK, RD_ADDR, RD_DATA, WR_ADDR, WR_DATA, WR_EN);
end else begin end else begin
assign high_rd_data = 1'bx; assign high_rd_data = 1'bx;
end end
mem_4x1_generator #( \$__mem_4x1_generator #(
.ABITS(ABITS-1), .ABITS(ABITS-1),
.SIZE(SIZE > 2**(ABITS-1) ? 2**(ABITS-1) : SIZE) .SIZE(SIZE > 2**(ABITS-1) ? 2**(ABITS-1) : SIZE)
) part_low ( ) part_low (