mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

Added wire->upto flag for signals such as "wire [0:7] x;"

Browse source
This commit is contained in:
Clifford Wolf 2014-07-28 12:12:13 +02:00
parent 7bd2d1064f
commit 3c45277ee0
6 changed files with 13 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/rtlil.cc
View file

@ -1019,6 +1019,7 @@ RTLIL::Wire *RTLIL::Module::addWire(RTLIL::IdString name, const RTLIL::Wire *oth
wire->port_id = other->port_id;
wire->port_input = other->port_input;
wire->port_output = other->port_output;
wire->upto = other->upto;
wire->attributes = other->attributes;
return wire;
}
@ -1443,6 +1444,7 @@ RTLIL::Wire::Wire()
port_id = 0;
port_input = false;
port_output = false;
upto = false;
}
RTLIL::Memory::Memory()

2
kernel/rtlil.h
View file

@ -602,7 +602,7 @@ public:
RTLIL::IdString name;
int width, start_offset, port_id;
bool port_input, port_output;
bool port_input, port_output, upto;
RTLIL_ATTRIBUTE_MEMBERS
};