mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-28 03:15:50 +00:00
Fix run-test.sh; Add new test for dpram.
This commit is contained in:
parent
0b25dbf1c6
commit
3c10f58d04
4 changed files with 120 additions and 1 deletions
18
tests/ice40/dpram.ys
Normal file
18
tests/ice40/dpram.ys
Normal file
|
@ -0,0 +1,18 @@
|
|||
read_verilog dpram.v
|
||||
hierarchy -top top
|
||||
proc
|
||||
memory -nomap
|
||||
equiv_opt -run :prove -map +/ice40/cells_sim.v synth_ice40
|
||||
memory
|
||||
opt -full
|
||||
|
||||
# TODO
|
||||
#equiv_opt -run prove: -assert null
|
||||
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||||
#sat -verify -prove-asserts -tempinduct -show-inputs -show-outputs miter
|
||||
|
||||
design -load postopt
|
||||
cd top
|
||||
select -assert-count 1 t:SB_RAM40_4K
|
||||
select -assert-none t:SB_RAM40_4K %% t:* %D
|
||||
write_verilog dpram_synth.v
|
Loading…
Add table
Add a link
Reference in a new issue