mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 13:53:40 +00:00
Code Activity

Smallfix

Browse source
This commit is contained in:
Akash Levy 2024-10-01 04:03:45 -07:00
parent 16b1eb1699
commit 3b8bc8098f
1 changed files with 0 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/mem.cc
View file

@ -703,7 +703,6 @@ namespace {
res.packed = true; res.packed = true;
res.cell = cell; res.cell = cell;
res.attributes = cell->attributes; res.attributes = cell->attributes;
#ifndef SILIMATE_DISABLE_MEM_INIT
Const &init = cell->parameters.at(ID::INIT); Const &init = cell->parameters.at(ID::INIT);
if (!init.is_fully_undef()) { if (!init.is_fully_undef()) {
int pos = 0; int pos = 0;
@ -727,7 +726,6 @@ namespace {
} }
} }
} }
#endif
int n_rd_ports = cell->parameters.at(ID::RD_PORTS).as_int(); int n_rd_ports = cell->parameters.at(ID::RD_PORTS).as_int();
int n_wr_ports = cell->parameters.at(ID::WR_PORTS).as_int(); int n_wr_ports = cell->parameters.at(ID::WR_PORTS).as_int();
Const rd_wide_continuation = is_compat ? Const(State::S0, n_rd_ports) : cell->parameters.at(ID::RD_WIDE_CONTINUATION); Const rd_wide_continuation = is_compat ? Const(State::S0, n_rd_ports) : cell->parameters.at(ID::RD_WIDE_CONTINUATION);