mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 11:41:23 +00:00
Code Activity

presentation progress

Browse source
This commit is contained in:
Clifford Wolf 2014-02-05 15:06:13 +01:00
parent 9f6364c1c4
commit 3b5c462273
5 changed files with 62 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
manual/PRESENTATION_ExSyn.tex
View file

@ -348,7 +348,7 @@ Finally the {\tt fsm\_map} command can be used to convert the (optimized) {\tt
\begin{frame}[t]{\subsecname}
\vbox to 0cm{\includegraphics[width=12cm,trim=-18cm 0cm 0cm -34cm]{PRESENTATION_ExSyn/techmap_01.pdf}\vss}
\vskip-0.8cm
The {\tt techmap} command replaces cells with an implementations given as
The {\tt techmap} command replaces cells with implementations given as
verilog source. For example implementing a 32 bit adder using 16 bit adders:
\vbox to 0cm{