mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-27 05:26:02 +00:00
Code Activity

Add initial NanoXplore pass

Browse source
This commit is contained in:
Lofty 2024-03-01 10:43:34 +01:00 • committed by Miodrag Milanovic
parent ceba889641
commit 3b48e9df61
4 changed files with 278 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

10
techlibs/nanoxplore/cells_sim.v Normal file
View file

@ -0,0 +1,10 @@
module NX_LUT(input I1, I2, I3, I4, output O);
parameter lut_table = 16'h0000;
wire [7:0] s1 = I4 ? lut_table[15:8] : lut_table[7:0];
wire [3:0] s2 = I3 ? s1[7:4] : s1[3:0];
wire [1:0] s3 = I2 ? s2[3:2] : s2[1:0];
assign O = I1 ? s3[1] : s3[0];
endmodule