mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-01 03:57:52 +00:00
Code Activity

xilinx: Use memory_libmap pass.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2022-02-06 10:10:40 +01:00
parent e4d811561c
commit 3b2f95953c
40 changed files with 4540 additions and 2315 deletions
Download patch file Download diff file Expand all files Collapse all files

17
techlibs/xilinx/brams_xcv.txt Normal file
View file

@ -0,0 +1,17 @@
# Block RAMs for the original Virtex.
# The corresponding mapping file is brams_xcv_map.v
ram block $__XILINX_BLOCKRAM_ {
abits 12;
widths 1 2 4 8 16 per_port;
cost 32;
init any;
port srsw "A" "B" {
clock posedge;
clken;
rdwr new;
rdinit zero;
rdsrst zero gated_clken;
optional;
}
}