mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 13:07:58 +00:00
Code Activity

xilinx: Use memory_libmap pass.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2022-02-06 10:10:40 +01:00
parent e4d811561c
commit 3b2f95953c
40 changed files with 4540 additions and 2315 deletions
Download patch file Download diff file Expand all files Collapse all files

33
techlibs/xilinx/brams_xc2v.txt Normal file
View file

@ -0,0 +1,33 @@
# Block RAMs for Virtex 2, Spartan 3, Spartan 3E, Spartan 3A(N)
# The corresponding mapping file is brams_xc2v_map.v
ram block $__XILINX_BLOCKRAM_ {
abits 14;
widths 1 2 4 9 18 36 per_port;
ifdef HAS_BE {
option "USE_BE" 1 byte 9;
}
cost 129;
init any;
port srsw "A" "B" {
option "USE_BE" 0 width tied;
ifdef HAS_BE {
option "USE_BE" 1 width tied 9 18 36;
}
clock posedge;
clken;
rdsrst any gated_clken;
rdinit any;
portoption "WRITE_MODE" "NO_CHANGE" {
rdwr no_change;
}
portoption "WRITE_MODE" "WRITE_FIRST" {
rdwr new_only;
}
portoption "WRITE_MODE" "READ_FIRST" {
rdwr old;
wrtrans all old;
}
optional;
}
}