3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-20 02:00:23 +00:00

Initial version of memory mapping doc

This commit is contained in:
Krystine Sherwin 2023-04-04 21:31:26 +12:00
parent cac1bc6fbe
commit 3aee765793
No known key found for this signature in database
2 changed files with 653 additions and 0 deletions

View file

@ -42,6 +42,7 @@ Yosys manual
CHAPTER_Verilog.rst
CHAPTER_Optimize.rst
CHAPTER_Techmap.rst
CHAPTER_Memorymap.rst
CHAPTER_Eval.rst
.. raw:: latex