3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-14 11:15:40 +00:00

Added Testcase for bug1206

This commit is contained in:
Michael Baier 2026-07-09 08:24:19 +02:00
parent b88b73a99a
commit 3adb423e9e

6
tests/rtlil/bug1206.ys Normal file
View file

@ -0,0 +1,6 @@
logger -expect error "Wire width .* out of range" 1
read_rtlil <<EOT
module \foo
wire width 1073741824 \bar
end
EOT