mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-23 07:54:35 +00:00
Code Activity

Add +/xilinx/cells_box.v containing models for ABC boxes

Browse source
This commit is contained in:
Eddie Hung 2019-04-16 11:21:03 -07:00
parent b89bb74452
commit 3ac4977b70
2 changed files with 11 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/xilinx/Makefile.inc
View file

@ -31,6 +31,7 @@ $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/arith_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/ff_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lut_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells.box))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_box.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells.lut))
$(eval $(call add_gen_share_file,share/xilinx,techlibs/xilinx/brams_init_36.vh))