mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Wrap A and B in sigmap
This commit is contained in:
		
							parent
							
								
									31b0002e8c
								
							
						
					
					
						commit
						3a87dc3524
					
				
					 1 changed files with 2 additions and 2 deletions
				
			
		| 
						 | 
					@ -366,8 +366,8 @@ struct WreduceWorker
 | 
				
			||||||
		}
 | 
							}
 | 
				
			||||||
 | 
					
 | 
				
			||||||
		if (cell->type.in("$add", "$sub")) {
 | 
							if (cell->type.in("$add", "$sub")) {
 | 
				
			||||||
			SigSpec A = cell->getPort("\\A");
 | 
								SigSpec A = mi.sigmap(cell->getPort("\\A"));
 | 
				
			||||||
			SigSpec B = cell->getPort("\\B");
 | 
								SigSpec B = mi.sigmap(cell->getPort("\\B"));
 | 
				
			||||||
			bool sub = cell->type == "$sub";
 | 
								bool sub = cell->type == "$sub";
 | 
				
			||||||
 | 
					
 | 
				
			||||||
			int i;
 | 
								int i;
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue