mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-25 18:15:34 +00:00
Code Activity

Docs: Apply invert-helper where needed

Browse source
This commit is contained in:
Krystine Sherwin 2024-05-11 10:40:54 +12:00
parent 9be7089f4f
commit 3a36612ec7
No known key found for this signature in database
17 changed files with 93 additions and 93 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/yosys_internals/formats/rtlil_rep.rst
View file

@ -24,7 +24,7 @@ create an additional ``RTLIL::Design`` object and call the Verilog frontend with
this other object to parse the cell library.
.. figure:: /_images/internals/overview_rtlil.*
:class: width-helper
:class: width-helper invert-helper
:name: fig:Overview_RTLIL
Simplified RTLIL Entity-Relationship Diagram