mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 10:35:38 +00:00
Add cell_libs.rst
Updates code examples, removing `counter_outputs.ys` in favour of a single script. Also adds a .gitignore for the output file `synth.v`. `example_synth.rst` still pending updated example.
This commit is contained in:
parent
f44e8d0124
commit
3a153f99db
6 changed files with 145 additions and 32 deletions
|
@ -12,4 +12,5 @@ Synthesis in detail
|
|||
memory
|
||||
opt
|
||||
abc
|
||||
cell_libs
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue