mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Add cell_libs.rst

Browse source 
Updates code examples, removing `counter_outputs.ys` in favour of a single script.  Also adds a .gitignore for the output file `synth.v`.
`example_synth.rst` still pending updated example.
This commit is contained in:
Krystine Sherwin 2023-12-14 10:08:46 +13:00
parent f44e8d0124
commit 3a153f99db
No known key found for this signature in database
6 changed files with 145 additions and 32 deletions
Download patch file Download diff file Expand all files Collapse all files

1
docs/source/code_examples/intro/.gitignore vendored Normal file
View file

@ -0,0 +1 @@
synth.v

6
docs/source/code_examples/intro/Makefile
View file

@ -2,12 +2,12 @@ PROGRAM_PREFIX :=
YOSYS ?= ../../../../$(PROGRAM_PREFIX)yosys
DOTS = counter_00.dot counter_proc.dot counter_01.dot counter_02.dot counter_03.dot
DOTS = counter_00.dot counter_01.dot counter_02.dot counter_03.dot
dots: $(DOTS)
$(DOTS): counter.v counter_outputs.ys mycells.lib
$(YOSYS) counter_outputs.ys
$(DOTS): counter.v counter.ys mycells.lib
$(YOSYS) counter.ys
.PHONY: clean
clean:

12
docs/source/code_examples/intro/counter.ys
View file

@ -2,12 +2,20 @@
read_verilog counter.v
hierarchy -check -top counter
show -notitle -format dot -prefix counter_00
# the high-level stuff
proc; opt; memory; opt; fsm; opt
proc; opt
memory; opt
fsm; opt
show -notitle -format dot -prefix counter_01
# mapping to internal cell library
techmap; opt
splitnets -ports;; show -notitle -format dot -prefix counter_02
# mapping flip-flops to mycells.lib
dfflibmap -liberty mycells.lib
@ -17,5 +25,7 @@ abc -liberty mycells.lib
# cleanup
clean
show -notitle -lib mycells.v -format dot -prefix counter_03
# write synthesized design
write_verilog synth.v

28
docs/source/code_examples/intro/counter_outputs.ys
View file

@ -1,28 +0,0 @@
# read
read_verilog counter.v
hierarchy -check -top counter
show -notitle -format dot -prefix counter_00
# elaborate
proc
show -notitle -format dot -prefix counter_proc
opt
show -notitle -format dot -prefix counter_01
# mapping to internal cell library
techmap; opt
splitnets -ports;;
show -notitle -format dot -prefix counter_02
# mapping flip-flops to mycells.lib
dfflibmap -liberty mycells.lib
# mapping logic to mycells.lib
abc -liberty mycells.lib
# cleanup
clean
show -notitle -lib mycells.v -format dot -prefix counter_03