mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-05 17:47:44 +00:00
Code Activity

Support for SystemVerilog interfaces as a port in the top level module + test case

Browse source
This commit is contained in:
Ruben Undheim 2018-10-20 11:58:25 +02:00
parent d9a4381012
commit 397dfccb30
9 changed files with 561 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

1
tests/svinterfaces/run-test.sh
View file

@ -3,3 +3,4 @@
./runone.sh svinterface1
./runone.sh svinterface_at_top