mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

Reapply "Add groups to command reference"

Browse source 
This reverts commit 81f87ce6ed.
This commit is contained in:
Krystine Sherwin 2025-08-06 13:52:12 +12:00
parent 2ad3532a55
commit 3959d19291
No known key found for this signature in database
124 changed files with 2030 additions and 463 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/tests/test_abcloop.cc
View file

@ -243,7 +243,9 @@ static void test_abcloop()
}
struct TestAbcloopPass : public Pass {
TestAbcloopPass() : Pass("test_abcloop", "automatically test handling of loops in abc command") { }
TestAbcloopPass() : Pass("test_abcloop", "automatically test handling of loops in abc command") {
internal();
}
void help() override
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|

4
passes/tests/test_autotb.cc
View file

@ -326,7 +326,9 @@ static void autotest(std::ostream &f, RTLIL::Design *design, int num_iter, int s
}
struct TestAutotbBackend : public Backend {
TestAutotbBackend() : Backend("=test_autotb", "generate simple test benches") { }
TestAutotbBackend() : Backend("=test_autotb", "generate simple test benches") {
internal();
}
void help() override
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|

4
passes/tests/test_cell.cc
View file

@ -705,7 +705,9 @@ static void run_eval_test(RTLIL::Design *design, bool verbose, bool nosat, std::
}
struct TestCellPass : public Pass {
TestCellPass() : Pass("test_cell", "automatically test the implementation of a cell type") { }
TestCellPass() : Pass("test_cell", "automatically test the implementation of a cell type") {
internal();
}
void help() override
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|