mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-23 23:52:32 +00:00
Code Activity

check make always_latch exempt.

Browse source
This commit is contained in:
nella 2026-07-14 10:39:17 +02:00
parent 0e82bbefe5
commit 391c0e5f89
8 changed files with 26 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

3
techlibs/ice40/synth_ice40.cc
View file

@ -122,6 +122,7 @@ struct SynthIce40Pass : public ScriptPass
log(" dedicated hardware primitive and are implemented using LUTs\n");
log(" instead. 'error' (the default) aborts synthesis, 'warn' only\n");
log(" prints a warning, and 'info' permits them with an info-level message.\n");
log(" Latches explicitly requested with 'always_latch' are always permitted.\n");
log("\n");
log("\n");
log("The following commands are executed by this synthesis command:\n");
@ -316,7 +317,7 @@ struct SynthIce40Pass : public ScriptPass
{
run("read_verilog " + define + " -lib -specify +/ice40/cells_sim.v");
run(stringf("hierarchy -check %s", help_mode ? "-top <top>" : top_opt));
run("proc -latches " + (latches == "info" ? std::string("info") : std::string("warn")));
run("proc -latches " + latches);
}
if (check_label("flatten", "(unless -noflatten)"))