mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-05 17:47:44 +00:00
fixup! check: add bufnorm invariant check
This commit is contained in:
parent
8384460b4b
commit
39027dd374
1 changed files with 1 additions and 1 deletions
|
@ -288,7 +288,7 @@ struct CheckPass : public Pass {
|
|||
|
||||
for (auto wire : module->wires()) {
|
||||
if (design->flagBufferedNormalized) {
|
||||
if (!wire->driverKnown())
|
||||
if (!wire->port_input && !wire->driverKnown())
|
||||
log_error("Wire %s has no bufnorm driver cell in buffer normalized mode\n", log_id(wire));
|
||||
} else {
|
||||
if (wire->driverKnown())
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue