mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 21:39:14 +00:00
Code Activity

docs: Amend modports support to all SVI

Browse source 
Also some formatting fixes.
This commit is contained in:
Krystine Sherwin 2025-10-15 09:17:52 +13:00
parent 7bb0a1913e
commit 37ba29482e
No known key found for this signature in database
1 changed files with 17 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

29
docs/source/using_yosys/verilog.rst
View file

@ -9,7 +9,7 @@ Yosys and there are currently no plans to add support
for them: for them:
- Non-synthesizable language features as defined in - Non-synthesizable language features as defined in
IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002 IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002
- The ``tri``, ``triand`` and ``trior`` net types - The ``tri``, ``triand`` and ``trior`` net types
@ -356,24 +356,29 @@ from SystemVerilog:
files being read into the same design afterwards. files being read into the same design afterwards.
- typedefs are supported (including inside packages) - typedefs are supported (including inside packages)
- type casts are currently not supported
- type casts are currently not supported
- enums are supported (including inside packages) - enums are supported (including inside packages)
- but are currently not strongly typed
- but are currently not strongly typed
- packed structs and unions are supported - packed structs and unions are supported
- arrays of packed structs/unions are currently not supported
- structure literals are currently not supported - arrays of packed structs/unions are currently not supported
- structure literals are currently not supported
- multidimensional arrays are supported - multidimensional arrays are supported
- array assignment of unpacked arrays is currently not supported
- array literals are currently not supported
- SystemVerilog interfaces (SVIs) are supported. Modports for specifying whether - array assignment of unpacked arrays is currently not supported
ports are inputs or outputs are supported when used with named arguments, but - array literals are currently not supported
not positional arguments. i.e. ``driver_mod d0(.intf(intf0),
.in(inputs[0]));`` is supported but ``driver_mod d0(intf0, inputs[0]);`` is - SystemVerilog interfaces (SVIs), including modports for specifying whether
not. ports are inputs or outputs, are partially supported.
- interfaces must be provided as *named* arguments, not positional arguments.
i.e. ``foo bar(.intf(intf0), .x(x));`` is supported but ``foo bar(intf0,
x);`` is not.
- Assignments within expressions are supported. - Assignments within expressions are supported.