mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-18 20:03:39 +00:00
Code Activity

Re-enable sign extension for C input

Browse source
This commit is contained in:
Eddie Hung 2019-09-19 15:40:17 -07:00
parent 95db2489bd
commit 37b0fc17e3
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
passes/pmgen/xilinx_dsp.cc
View file

@ -322,10 +322,10 @@ void pack_xilinx_dsp(dict<SigBit, Cell*> &bit_to_driver, xilinx_dsp_pm &pm)
opmode[5] = State::S1; opmode[5] = State::S1;
if (opmode[4] != State::S0) { if (opmode[4] != State::S0) {
//if (st.postAddMuxAB == "\\A") if (st.postAddMuxAB == "\\A")
// st.sigC.extend_u0(48, st.postAdd->getParam("\\B_SIGNED").as_bool()); st.sigC.extend_u0(48, st.postAdd->getParam("\\B_SIGNED").as_bool());
//else else
// st.sigC.extend_u0(48, st.postAdd->getParam("\\A_SIGNED").as_bool()); st.sigC.extend_u0(48, st.postAdd->getParam("\\A_SIGNED").as_bool());
cell->setPort("\\C", st.sigC); cell->setPort("\\C", st.sigC);
} }