mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

Handle $shift and Y_WIDTH > 1 as per @cliffordwolf

Browse source
This commit is contained in:
Eddie Hung 2019-08-22 08:22:23 -07:00
parent 9e31f01b34
commit 379f33af54
2 changed files with 51 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

12
passes/opt/opt_expr.cc
View file

@ -745,16 +745,20 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
}
}
if (cell->type == ID($shiftx) && GetSize(cell->getPort(ID::Y)) == 1) {
if (cell->type.in(ID($shiftx), ID($shift))) {
SigSpec sig_a = assign_map(cell->getPort(ID::A));
int width;
bool trim_x = true;
bool trim_0 = cell->type == ID($shift);
for (width = GetSize(sig_a); width > 1; width--) {
if (sig_a[width-1] != State::Sx)
break;
if ((trim_x && sig_a[width-1] == State::Sx) ||
(trim_0 && sig_a[width-1] == State::S0))
continue;
break;
}
if (width < GetSize(sig_a)) {
cover("opt.opt_expr.trim_shiftx");
cover_list("opt.opt_expr.xbit", "$shiftx", "$shift", cell->type.str());
sig_a.remove(width, GetSize(sig_a)-width);
cell->setPort(ID::A, sig_a);
cell->setParam(ID(A_WIDTH), width);