mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 13:28:59 +00:00
Code Activity

Add comment

Browse source
This commit is contained in:
Eddie Hung 2019-02-08 08:37:44 -08:00
parent 5e24251a61
commit 36c56bf412
1 changed files with 1 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
frontends/aiger/aigerparse.cc
View file

@ -135,6 +135,7 @@ static void parse_aiger_ascii(RTLIL::Design *design, std::istream &f, std::strin
module->addDff(NEW_ID, clk_wire, d_wire, q_wire); module->addDff(NEW_ID, clk_wire, d_wire, q_wire);
// Reset logic is optional in AIGER 1.9
if (f.peek() == ' ') { if (f.peek() == ' ') {
if (!(f >> l3)) if (!(f >> l3))
log_error("Line %d cannot be interpreted as a latch!\n", line_count); log_error("Line %d cannot be interpreted as a latch!\n", line_count);