mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-29 22:40:12 +00:00
presentation progress
This commit is contained in:
parent
4df7e03ec9
commit
36a808c572
2 changed files with 157 additions and 7 deletions
|
@ -92,9 +92,9 @@ Yosys is an Open Source Verilog synthesis tool, and more.
|
|||
Outline of this presentation:
|
||||
\begin{itemize}
|
||||
\item Introduction to the field and Yosys
|
||||
\item Yosys usage examples (synthesis)
|
||||
\item Yosys usage examples (advanced synthesis)
|
||||
\item Yosys usage examples (beyond synthesis)
|
||||
\item Yosys by example: synthesis
|
||||
\item Yosys by example: advanced synthesis
|
||||
\item Yosys by example: beyond synthesis
|
||||
\item Programming Yosys extensions
|
||||
\end{itemize}
|
||||
\end{frame}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue