mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-18 18:36:43 +00:00
Code Activity

Add test

Browse source
This commit is contained in:
Eddie Hung 2019-09-30 17:20:39 -07:00
parent edc3780723
commit 369652d4b9
1 changed files with 16 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

16
tests/techmap/techmap_replace.ys Normal file
View file

@ -0,0 +1,16 @@
read_verilog <<EOT
module sub(input i, output o, input j);
foobar _TECHMAP_REPLACE_(i, o, j);
wire _TECHMAP_REPLACE_.asdf = i ;
endmodule
EOT
design -stash techmap
read_verilog <<EOT
module top(input i, output o);
sub s0(i, o);
endmodule
EOT
techmap -map %techmap
select -assert-any w:s0.asdf