mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-26 10:35:38 +00:00
Code Activity

docs: Remove TODOs from output

Browse source 
Remove highlighting of wreduce/opt_clean bug.
This commit is contained in:
Krystine Sherwin 2024-03-05 05:44:40 +13:00
parent 9eed04dd4b
commit 3596025283
No known key found for this signature in database
4 changed files with 4 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

4
docs/source/code_examples/fifo/fifo.out
View file

@ -357,9 +357,7 @@ Removed top 24 bits (of 32) from port Y of cell fifo.$flatten\fifo_reader.$add$f
Removed top 23 bits (of 32) from wire fifo.$add$fifo.v:68$27_Y.
Removed top 24 bits (of 32) from wire fifo.$flatten\fifo_reader.$add$fifo.v:20$34_Y.
yosys> select -set new_cells t:$add %co t:$add %d
yosys> show -color maroon3 @new_cells -notitle -format dot -prefix rdata_wreduce o:rdata %ci*
yosys> show -notitle -format dot -prefix rdata_wreduce o:rdata %ci*
20. Generating Graphviz representation of design.
Writing dot description to `rdata_wreduce.dot'.