mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Add link to SF2 / igloo2 macro library guide

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-03-07 09:08:26 -08:00
parent 8b0719d1e3
commit 350dfd3745
1 changed files with 24 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

45
techlibs/sf2/cells_sim.v
View file

@ -1,3 +1,27 @@
// https://coredocs.s3.amazonaws.com/Libero/12_0_0/Tool/sf2_mlg.pdf
module ADD2 (
input A, B,
output Y
);
assign Y = A & B;
endmodule
module ADD3 (
input A, B, C,
output Y
);
assign Y = A & B & C;
endmodule
module ADD4 (
input A, B, C, D,
output Y
);
assign Y = A & B & C & D;
endmodule
module CFG1 ( module CFG1 (
output Y, output Y,
input A input A
@ -36,27 +60,6 @@ module CFG4 (
assign Y = INIT >> {D, C, B, A}; assign Y = INIT >> {D, C, B, A};
endmodule endmodule
module ADD2 (
input A, B,
output Y
);
assign Y = A & B;
endmodule
module ADD3 (
input A, B, C,
output Y
);
assign Y = A & B & C;
endmodule
module ADD4 (
input A, B, C, D,
output Y
);
assign Y = A & B & C & D;
endmodule
module BUFF ( module BUFF (
input A, input A,
output Y output Y