mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-11 21:50:54 +00:00
xilinx: Add URAM288 mapping for xcup
Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
parent
6769d31ddb
commit
3506eaf290
5 changed files with 92 additions and 2 deletions
19
techlibs/xilinx/xcup_urams.txt
Normal file
19
techlibs/xilinx/xcup_urams.txt
Normal file
|
@ -0,0 +1,19 @@
|
|||
bram $__XILINX_URAM288
|
||||
init 0
|
||||
abits 12
|
||||
dbits 72
|
||||
groups 2
|
||||
ports 1 1
|
||||
wrmode 0 1
|
||||
enable 1 9
|
||||
transp 0 0
|
||||
clocks 2 2
|
||||
clkpol 2 2
|
||||
endbram
|
||||
|
||||
match $__XILINX_URAM288
|
||||
min bits 131072
|
||||
min efficiency 15
|
||||
shuffle_enable B
|
||||
make_transp
|
||||
endmatch
|
Loading…
Add table
Add a link
Reference in a new issue